Abstract-Micromachining silicon carbide (SiC) is challenging due to its durable nature. However, plasma and laser etch processes have been utilized to realize deep and high aspect ratio (HAR) features in SiC substrates and films. HAR topologies in SiC can improve SiC-based MEMS transducers (reduced electrostatic gaps) and enable embedded substrate cooling features. Our process used inductive coupled plasma (ICP) etching with sulfur hexafluoride (SF 6 ) and oxygen (O 2 ) and an electroplated Ni hard mask. We examine the formation of SiC trenches by observing aspect-ratio-dependent and timedependent etch rate and topography in 4H-SiC substrates. In addition, we studied the effect of ICP etch parameters, such as RF bias power (25-100 W), pressure (5-15 mTorr), and O 2 flow fraction (10%-40%), on etch rate and topography. Our process resulted in SiC etch rates between 0.27 and 0.75 µm/min with aspect-ratio-dependent and depth-dependent characteristics. We observed trench profiles that evolve from square (low AR) to "W" (medium AR) and converged "V" (HAR) shapes. Finally, we report the highest aspect ratio (18.5:1) trench achieved to date in 4H-SiC via ICP etching, which supports many SiC-based MEMS applications.
I. INTRODUCTION

S
ILICON carbide (SiC) has been developed into a microelectromechanical systems (MEMS) and power electronics platform for use in a variety of harsh environment applications where traditional silicon (Si) based platforms must be heavily packaged or actively cooled [1] - [4] . When compared to Si platforms, bulk SiC and thin film SiC materials provide increased radiation hardness, temperature tolerance, and chemical inertness [3] . In addition, the wide bandgap (3.2 eV) and high breakdown field (>1 MV/m) of SiC-based devices make them well suited for high-power applications where Si devices are limited by reduced breakdown voltage levels and generation of thermal carriers [5] . However, these robust properties also mean that SiC is far more difficult to micromachine [3] compared to Si substrates. Si processing for MEMS through deep reactive ion etching (DRIE) and similar techniques has created features with aspect ratios as high as 250:1 [6] at etch rates as fast as 20 μm/min [7] ; there is no directly comparable process for SiC substrates.
SiC microsystems require a diverse set of geometric features for different device components to function (Fig. 1 ). For instance, low aspect ratio features with large depths (100's of μm) have been fabricated for through-wafer interconnect vias in power electronics [8] - [11] and diaphragms in MEMS pressure sensors [12] - [14] . Most MEMS components require high aspect ratio (HAR) features to reduce footprint and increase sensitivity. For example, narrow gaps (<1 μm) between boss and spring structures in accelerometers and gyroscopes enable higher sensitivities and active area with respect to device footprint. In addition, HAR etch holes (30:1) enable sacrificial release paths, and ports for epitaxial seals [15] , [16] . HAR components are also useful for periodic structures in photonics, such as gratings and photonic crystals [17] - [20] . Furthermore, HAR channels have higher surface area, and the reduced thermal resistance is leveraged to decrease the hotspots of power electronics [21] , [22] . HAR trenches (5:1) have also been filled with epitaxial deposited SiC to create electrical super junctions, which are deep columns of alternating p and n type SiC [23] . HAR geometries of 50 μm in depth have also been used in the manufacturing of monopropellant microthrusters, where exothermic decomposition of a monopropellant is achieved [24] . The corrosion resistance of SiC makes it an attractive candidate for use with harsh monopropellants such as hydrazine; hydrazine microreactions have been demonstrated in a 600 μm deep SiC microreactor for 3-hour periods [25] .
Various manufacturing methods (plasma etch, laser ablation, imprint, and molding) have been developed to realize HAR features (>3:1) in SiC and each method supports a variety of MEMS and electronics applications (Fig. 1) . For example, laser ablation using small wavelength femto-and pico-second lasers [9] , [10] , [12] , [26] - [31] has been shown to create reliable SiC wafer vias at a rate of 870 μm/min [9] , and has also shown AR features as high as 40:1 with a depth of 200 μm for use in optical gratings [29] . However, laser ablation is challenging to scale for manufacturing purposes, and the residual particles and depths are challenging to control for small (<5 μm) features in the nanoscale regime. In addition, molding techniques where a secondary substrate is etched and coated with SiC films have been used to create atomizers with critical dimensions of approximately 75 μm and AR 3.5:1 [32] . Molding techniques have so far been limited to polycrystalline and amorphous forms of SiC. Isotropic chemical etching through electro-chemical etching or molten salts has also been used but is limited to isotropic features and doped substrates [3] . Also, nanoimprint technology has been used, where a hard mask is created using a grating press on photoresist to get ultra-narrow (<400 nm) features, but these are limited to very small etch depth features [33] .
ICP etching is attractive for MEMS SiC processing due to its potential for wafer-level scalability, high throughput, compatibility with Si processing equipment, and high precision compared to other machining technologies. However, a common effect in SiC ICP etching is microtrenching, where the edges of the trench etch faster than the center of the trench [34] - [36] . This effect is negligible in large area etching, such as that of a 1000 μm diameter pressure sensor [12] . However, at high aspect ratios, microtrenching can cause undesirable effects in MEMS devices such as stress concentrations [14] . Previous work has characterized the effects of different ICP parameters on the etch process [35] . Other work has focused on characterizing etch rates of SiC in low aspect ratio bulk processing. L. Evans et al. at NASA Glenn [37] have reported trenches with aspect ratios as high as 13:1 to date with a modified deep reactive-ion etch [38] process for SiC, and Tanaka et al. have reported channels of 11:1 aspect ratio with 10 μm opening width [39] . (Fig. 2a) [21] . We found that this shape occurs through the progressive microtrench formation in the channel. We characterized the evolution of the microtrench topology as it advances from low AR with small corner variations to HAR with larger microtrenches, to extreme AR with converged trenching (Fig. 2b) . We also studied the effect of ICP bias power, gas mixture (O 2 % by flow rate), and ICP chamber pressure on etch rate with respect to various aspect ratios. This work presents the highest aspect ratio fabricated with ICP etching reported to date at 18.5:1 ( Fig. 1 & Fig. 2a ). The HAR etching of SiC will help enable the next generation of SiC MEMS for extreme environment and micro-cooling applications [40] .
II. MICROFABRICATION
To perform microfabrication, we used double-sided polished, n-type 4H-SiC samples with a resistivity of 1.15 -cm (CREE Inc.). Due to the high cost of this substrate, the samples were singulated into 1 cm × 1 cm dies when used for etch experimentation. An overview of the fabrication process steps is shown in Fig. 3 . To create the seed layer for the electroplated etch mask, a 50 nm evaporated gold layer was patterned with a multilayer lift-off process to improve metal removal. The multilayer photoresist was composed of photoresist (Shipley 3612) coated on an inert, non-UV-sensitive polymer (Lift-off-Layer 3000) and was soaked in a solvent (MF-26A) to develop features. The samples were coated with gold and then soaked with a solvent (Microposit Remover 1165) to create the patterned features. The Ni mask was electroplated using a Watt's bath recipe [41] at room temperature for 15 min. The mask thickness varied from 1 to 4 μm due to non-uniformity in the electrodeposition process. The lithography mask contained arrays of 3.5 mm long channels with widths ranging from 2.5 to 100 μm. Since the conformal electrodeposition process decreased the final channel width by approximately 1 to 5 μm, the actual opening width was measured using Scanning Electron Microscopy (SEM) after processing. After bonding the samples with thermal release tape to a 4-inch wafer carrier (sapphire), the SiC dies were etched in a metal etcher (PT-MTL, Plasma-Therm LLC, 2 MHz ICP RF and 13.56 MHz bias). Samples were etched in an SF 6 and O 2 plasma, with specific process parameters summarized in Table I . After the SiC etching was complete, the Ni, Au, and Ti metals were removed using standard wet etch chemistries. The etched samples were then cleaved with a diamond scribe, cleaned with isopropyl alcohol, and imaged with SEM.
To examine the etch profile as it evolved through the depth of the substrate and the effect of ICP etch process parameters, we performed two types of experiments: timeevolution and parameter variation. Table I summarizes all experiments run and measured for this study. In the timeevolution study, five SiC die were etched in the chamber. One sample was removed at each time stamp between 15, 30, 60, 90, and 180 minutes. During the parameter variation experiment, the parameters were varied from a set baseline (sample H in Table 1 ). Pressure, O 2 fraction, and RF bias power were varied in this study. The ICP coil power was set to a constant of 1000 W, which is near the upper end (1200 W) of the tool, to ensure a study of more practical etch rates (>0.3μm/min). Each of these samples was processed for a total etch time of 60 min. Each etched SiC trench cross section was imaged using a SEM (Carl Zeiss AG). The depth and width of each trench was measured using image processing software (ImageJ, Inc.).
Selectivity of SiC to Ni was calculated through a ratio of SiC etch rate to Ni etch rate [42] , [43] . We used a stylus-based surface profiler (Alphastep 500) to measure the step heights of the initial Ni mask, the etched SiC with remaining mask, and the etch SiC with Ni mask removed completely, to approximate the amount of Ni thickness etched. It should be noted that the selectivity was within an approximate range of 20 to 90 and is in agreement with previous reports [11] , [39] .
These experiments were studied at the die level due to the high cost of materials. Should wafer-level processing be performed, one must consider wafer-level etch effects. These include, but are not limited to, loading effects (the amount of exposed material to etch ) and wafer-level variation due to processes such as diffusion of the plasma gases [44] , [45] .
III. RESULTS AND DISCUSSION
A. Time-Evolution of High Aspect Ratio SiC Trenches
Etching of HAR SiC trenches is characterized, in part, by the formation of microtrenches at the bottom corners of the trench. Fig. 4 shows the observed trench profiles over time for an opening width of 6 μm. At low aspect ratios (AR 1:1 at 15 min), the trenches were observed to be mostly uniform square shapes with approximately 90°sidewalls. As etching progressed, microtrenches began to form at the trench corners (AR 2:1 at 30 min), increasing in size (AR 3.5:1 at 60 min). Eventually these microtrenches converged (AR 6:1 at 90 min) causing a "W" shape to be observed. At very long etches and HARs (such as 13:1 at 180 min) the microtrenches fully converged to a "V" shape. Table 1 . Each sample was etched for a varied amount of time, and the microtrenches dictate the evolution of the trench geometry.
In our experiments, the microtrenches were observed to converge at an aspect ratio of about 7:1 as seen in Fig. 5a . The anisotropy had also decreased to 88°sidewalls over 180 minutes. These behaviors were observed in trenches fabricated up to an aspect ratio of 18.5, the largest aspect ratio obtained during this experiment (Fig. 2a) . Extreme HAR structures in SiC will have this narrowed "V" shape if the plasma parameters are kept constant.
The observed formation of microtrenches in the SiC trenches is complex, and results from a combination of mechanisms. Throughout the experiment, the sidewalls were shown to have a small divergence angle (2°) from the vertical as is generally observed during dry etching of SiC [34] , [36] , [37] , [46] . Previous work has shown the formation of microtrenches in Si, SiC and other substrates due to various effects at the sidewalls of trenches [34] , [36] , [47] , [48] . When the depth of a trench increases, the ion flux distributes over the bottom and the sidewalls. For anisotropic plasma, the ions encounter the sidewalls at small angles of incidence, and this causes reflection of ions onto the bottom surface. The increased scattering of etchant characters yields higher bombardment at the corners of the trench [35] , [49] , [50] . At higher plasma powers, a sheathing effect [35] , [47] has been studied where the charging of the substrate surface during etching creates a bend in the etching bias, which causes more plasma ions to bombard at the corners.
These SEM images at different etch times also provide evidence of decreasing etch rate as total trench depth progresses. Fig. 5b and Table II show the dependence of the etch time (and trench depth) on the etch rate, with the etch rate getting slower as the trench evolves. The calculated rate to etch 5 μm deep is 40% faster than the calculated rate at 55 μm deep. As the depth (and thus aspect ratio) of a trench increases, there is limited mass transfer [51] - [53] of radical etchants to the bottom of the channel, which thus reduces the etch rate. This shows a time-averaged reduction of etch rate. The time-dependence of the etch rate is estimated by taking the slope between each pair of points in Fig 5b. These values are tabulated in Table 2 . The time-average etch rate is higher than the time-dependent etch rate as high as 21%. For the highest aspect ratio trenches, this decreasing etch rate increasingly affects the total etch time of the trench. If one is to design an extremely HAR etch, one must consider the long term etch rate reduction of a process, and go beyond linear assumptions (time-average) to determine the target etch time. It should be noted that the data presented in Fig. 5 and Table II applies to features with narrow (<20 μm) mask openings. Larger area features, such a pressure sensor diaphragms with AR <1, will typically result in microtrenching [14] , but these features do not influence the bulk etch rate as they do in these narrow regimes. The appearance of irregular artifacts such as secondary trenching (located at the top of the trench) and etch asymmetries (lop-sided microtrenches) are also observed (Fig. 4) . Asymmetry of a microtrench has been reported in the past, which results from the sample placement in the etch chamber being farther away from the center [35] .
B. The Effect of Pressure
The ideal pressure at which to etch SiC using an ICP is dependent on a number of variables including equipment model and bias voltage [51] , [54] , [55] . The etch rate as a function of pressure is characterized by considering two competing plasma effects that occur in the 1 to 100 mTorr pressure range [54] . In general, increasing the chamber pressure results in an increase in the number of neutral radicals available for ionization, increasing the number of ions etching the plasma in a given unit time. We found that this effect was dominant in the <10 mTorr pressure range. At higher pressures, however, the mean free path of the particles in the plasma decreases, decreasing the energy of the etchant ions and increasing their rate of recombination with free electrons [51] . We observed that at chamber pressures higher than 10 mTorr, the etch rate began to decrease from the 10 mTorr value.
It has been suggested by previous reports that increasing the ICP bias voltage increases the optimum chamber pressure for etching [51] . At higher bias voltages, the ions become more energetic, combatting the effects of reduced mean free path and ion recombination [55] .
Our experiment examined the effects of varied low pressures. We etched samples at 5, 10, and 15 mTorr pressures (holding other plasma etching parameters constant), and the sampled etched at 10 mTorr had the highest etch rate at approximately 0.5 μm/min. The sample etched at 15 mTorr had the lowest etch rate at approximately 0.3 μm/min, and the sample etched at 5 mTorr had an etch rate near 0.45 μm/min, as shown in Fig. 6a . These samples also showed a small decrease in etch rate at higher aspect ratios. These samples were all etched in a plasma with 50 W bias power, and so the ideal pressure (for range of parameters studied here) for these trenches is around 10 mTorr due to the competitive effects described previously.
C. The Effect of ICP Bias Power
ICP etch rates are strongly affected by bias power. Our SiC etch rate measurements, as shown in Fig. 6b and 6e , follow trends previous researchers reported [11] , [51] , [53] . As we increased in bias power from 25 W to 100 W, we observed an increase in the SiC etch rate from 0.36 μm/min to approximately 0.7 μm/min, respectively. Additionally, the etch rate did not vary much with feature aspect ratio until around the 8:1 regime. We also observed an increase in sidewall trench angle at higher bias powers (Fig. 6e) . When the vertical bias field is stronger it maintains higher anisotropy. This creates more vertical sidewalls, less incident reflections off these sidewalls, and thus less bombardment at the corners of the trenches. High bias power recipes are desired to increase the etch rate, but the drawback is an increase in micromasking, where the etch mask redeposits on the etch surface [53] . We observed micromasking phenomena similar in our previous study of wider SiC trenches [21] , but not in narrow regions. This has also been reported by others [39] . However, Khan et al. have shown that increasing the bias power as the etch progresses can improve the etch rate of high aspect ratio trenches (and mitigate micromasking) [52] .
D. The Effect of Oxygen Flow Ratio
Previous work has demonstrated the effect of ICP SF 6 /O 2 ratio on etch rate and microtrench profile of SiC [11] , [35] , [48] , [56] - [58] . SF 6 is the dominant etchant in the SF 6 /O 2 mixture, so at high O 2 % (and thus lower ratio of reactive particles), the etch rate decreases. Higher O 2 % has also been reported to cause SiO 2 passivation [35] , [58] , which also slows down the etch rate and creates micromasking. However, O 2 presence has also been reported [53] to create highly volatile products and thus improve etch rates. Thus, there are competing effects; the literature tends to show that a low O 2 concentration (∼20%) is beneficial to reduce sidewall passivation without significantly reducing the etch rate [48] , [56] , [57] .
The measurements of SiC etch rate dependence on aspect ratio at varied O 2 percentage are presented in Fig. 5c and 5f. The etch rates at 10% O 2 (90% SF 6 ) varied from 0.55 to 0.3 μm/min, from lowest to highest aspect ratio features. Similarly, the etch rates at 20% O 2 (80% SF 6 ) varied from 0.47 to 0.40 μm/min, and the etch rates at 40% O 2 (60% SF 6 ) varied from 0.48 to 0.44 μm/min.
The range of experimental parameters used in our study did not yield a resolvable effect of O 2 % on etch rate. However, it was observed that the etch rate was less sensitive to aspect ratio at increased O 2 fraction. In the lowest 10% O 2 casethe high presence of SF 6 amplified the etch rate in low aspect ratio features -the mass transport limitation is clearly shown at higher aspect ratios. The HAR features (>9:1) etch 40% slower than low aspect ratio features (<1:1). At higher O 2 concentrations there is less SF 6 , and thus lower sensitivity to mass transport effects. The 20% O 2 case shows a 10% etch rate reduction between high and low aspect ratio, and the 40% O 2 case has 5% difference between high and low aspect ratio. Higher O 2 concentration plasmas have less etch rate variation with varied aspect ratios.
IV. CONCLUSION
We performed an extensive study of HAR ICP etching of SiC with SF 6 and O 2 using time-evolution and ICP parameter variation. We observed a profile evolution of the microfabricated trenches from an AR of 1:1 to 13:1. No microtrenching was observed for aspect ratios less than 1:1, after which microtrenches were seen to develop at the trench corners creating "W" shapes. These trenches converged at aspect ratios greater than 7:1, forming a characteristic "V" shape that was observed in trenches with aspect ratios as high as 18.5:1. This feature has the highest aspect ratio reported for an ICP etched SiC trench to date. Our analysis of the time-dependent and aspect-ratio-dependent etch profiles showed a reduction in etch rate at higher aspect ratios by over 40%. In addition, dependence of etch rate on a variety of ICP parameters was also observed resulting in an etch rate as high at 0.75 μm/min. An optimal plasma chamber pressure for improved etch rate was observed to occur at approximately 10 mTorr for our chosen plasma conditions, with competing physical effects reducing etch rates at higher and lower chamber pressures. The fraction of O 2 flow had a negligible effect on the observed etch rate. But the increased presence of oxygen (>20%) reduced the aspect ratio dependent etching. The increase in RF bias power increased the etch rate and anisotropy of the trenches.
This study of ICP processing of HAR SiC trenches allows advancement in micromachining technology for this durable wide bandgap semiconductor. The ICP etch process examined here can be used in the fabrication of SiC-based microelectromechanical devices and systems such as accelerometers and gyroscopes as features in the range of 20 to 75 μm deep with opening widths as small as 1 μm and aspect ratios as high as 18.5 were achieved. In addition, this process is suitable for manufacturing other interdigitated geometries, embedded cooling or fin-like structures, and microcombusters. The application of SiC in these application areas has the potential to realize microsystems for operation within harsh environments that are not suitable for Si platforms.
